Abstract-
for Semiconductors (ITRS) requirements, the future multigate transistors may use III-V channel materials that are intensively researched as a possible replacement for n-type Si channels because of their higher electron mobility and saturation velocity [2] . These further scaled solutions require not only a realistic assessment of their performance, which is strongly affected by the exact device geometry and design, but also the determination of how different sources of device variability can affect characteristics and reliability.
Variability of transistor characteristics is not only a problem that mainly affects the device fabrication process but it has become a universal concern affecting CMOS and SRAM [3] scaling and perturbing digital logic circuits [4] . New design processes are required to incorporate this phenomena at every level [5] . Nowadays, variability is the main factor restricting the scaling of the supply voltage which, in turn, can lead to unacceptable power dissipation. The random sources of variability, such as random dopant fluctuations, line-edge roughness, and metal gate work function variations, have become dominant in both Si and III-V channel-based nanoMOSFETs [6] [7] [8] .
In this paper, we have studied and compared the uncorrelated fin-edge roughness (FER) and TiN metal grain work function (MGW)-induced variability as close as possible in In 0.53 Ga 0.47 As and Si FinFETs (designed following the ITRS specifications [9] ) using state-of-the-art in-house-build 3-D simulation tools. We simulate the variability for device threshold voltage (V T ), OFF-current (I OFF ), subthreshold slope (SS), drain-induced-barrier-lowering (DIBL), and ON-current (I ON ) at both low and high drain biases.
II. FinFET MODELING The variability study has been performed for a 10.4-nm gate length In 0.53 Ga 0.47 As FinFET and a 10.7-nm gate length Si FinFET. These devices have been designed following the 2013 ITRS targets for high-performance logic multigate devices [9] assuming an n-type Gaussian-like doping profile in the source/drain regions (with a N SD peak value) and a p-type uniform doping in the channel (N ch ) [10] . The geometry of the simulated devices is shown in Fig. 1 , and their dimensions, doping concentrations, and applied drain biases are listed in Table I . The work function of the TiN metal was set to be 4.52 eV. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. the Si device but at the expense of an increase in leakage current when compared with that observed in the Si FinFET. Therefore, the (I ON /I OFF ) ratio, close to 6 × 10 4 , is similar for both the devices. This variability study uses three different simulation tools in a hierarchical workflow from a quantum transport through a semiclassical to a classical technique. First, we use a 3-D parallel finite-element (FE) drift-diffusion (DD) device simulator [11] , [12] with integrated FE density-gradient (DG) quantum corrections [13] and Fermi-Dirac statistics [14] . We have calibrated quantum corrections through the effective masses that characterize the DG solution, which mimic the source-to-drain tunneling and quantum confinement effects [6] . After that, this simulator has been validated at both the low and high drain biases against 3-D nonequilibrium Green's function (NEGF) simulations [15] , [16] with an excellent agreement as shown in Figs. 2 and 3 .
Finally, for studies in the ON-region of In 0.53 Ga 0.47 As and Si devices, we use a 3-D quantum-corrected FE ensemble Monte Carlo (MC) simulation tool. In the MC simulator, the quantum corrections have been included by the solution of the DG equation for the In 0.53 Ga 0.47 As device [10] and of the 2-D Schrödinger equation for the Si device [17] . The MC simulation tool uses an analytic nonparabolic anisotropic model [18] and includes the interface roughness by Ando's model [19] . Note that the 3-D quantum-corrected FE MC simulations were verified against the experimental I D -V G characteristics of a 25-nm gate Si FinFET [10] . The MC considers the following scattering mechanisms: 1) acoustic phonon; 2) nonpolar optical intravalley; 3) nonpolar optical intervalley; and 4) ionized impurities (using Ridley's third-body exclusion model [20] ). Polar optical phonon, piezoelectric, and alloy scattering have also been included for the In 0.53 Ga 0.47 As device simulations [21] . 
A. FER and MGW Variability Models
The effect of uncorrelated FER is studied using Fourier synthesis with Gaussian autocorrelation [23] . The FER is implemented as previously described in [6] and [24] . DD simulations that include DG quantum confinement corrections have been widely used for the analysis of lineedge-roughness variability [8] , [25] , [26] . The DG requires calibration that is carried out for an ideal nominal device. Once accurately calibrated, the DG quantum corrections will mimic very well the position of the lowest bound state [27] . However, the FER will induce a shift in the ground state, particularly for low mass materials, such as InGaAs, which would require the small adjustments of DG fitting parameters for each simulated sample [17] . These adjustments, computationally prohibitive in variability studies, would introduce small changes in the carrier density distributions [28] .
During the simulations, two values of the correlation length (CL = 10 and 20 nm) and three root mean square values (RMS = 1, 0.8, and 0.6 nm) are analyzed. These values have been chosen in order to represent foreseeable trends required by industry and observed in experiments [7] . The TiN MGW variability (MGWV) [29] is obtained by the calculation of Voronoi diagrams for a set of randomly generated points that modify the size and shape of the grains. A full description of the followed methodology can be found in [6] and [24] . In this paper, we analyze four different grain sizes (GSs) (10, 7, 5 , and 3 nm) and assume that TiN has two possible grain orientations with the MGWs of 4.6 and 4.4 eV and probabilities 60% and 40%, respectively [29] . Fig. 4 (right) shows an example of a particular work function distribution in the TiN metal gate due to MGWV for a 5-nm average GS. In the presence of FER, the observed variations for the three figures of merit related to the OFF-region of the device (I OFF , SS, and DIBL) are smaller in the In 0.53 Ga 0.47 As FinFET than in the Si FinFET. Note here that the standard deviations for all the figures of merit are strongly affected by the drain bias and the correlation length values in the Si FinFET, whereas their impact on the In 0.53 Ga 0.47 As FinFET is smaller as previously seen in [6] .
B. FER Impact on FinFET Variability
We believe that a smaller variability of the In 0.53 Ga 0.47 As FinFET compared with the Si device can be understood as follows. In the subthreshold region, where electrostatics dominates, the variability is governed by the strength of the quantum carrier confinement in the nanoscale channel, which is related to the separation of energy levels. In 0.53 Ga 0.47 As, being a III-V material, provides a stronger confinement (thanks to a smaller electron effective mass) of electron density in the channel than that in the Si channel [30] . This stronger confinement keeps a large number of carriers in the middle of the channel (a strong body inversion). Thus, the carriers in the In 0.53 Ga 0.47 As channel will be less affected by the disruptions of electrostatics induced by FER leading to a lower variability than the observed in the Si channel. The carriers in the Si channel can spread closer to the FER profile because of the weaker confinement, thus interacting with the profile more strongly leading to a larger variability.
On the other hand, we observe that at high drain bias, the FER-induced V T variability is lower for the In 0.53 Ga 0.47 As device than for the Si one (same behavior as in the subthreshold region magnitudes), while the V T variability is larger for the In 0.53 Ga 0.47 As device than that for the Si one at low drain bias (same behavior as we will see in the ON-region). This opposite behavior at low and high drain biases is due to the change in the transport regime (V T is a figure of merit measured at the transition between the OFF-and ON-regions of a device).
In the ON-current region, the nonequilibrium carrier transport dominates. We think that the variability will be governed by the efficiency of carrier transport through the channel from the source to the drain and by the gate control of those carriers during the transport process. The In 0.53 Ga 0.47 As device has a smaller average effective transport mass than the Si channel providing a faster transport. However, in the ON-current regime, the effect of the strong confinement will be less important than in the subthreshold region. Therefore, these faster III-V carriers with a smaller effective mass interact more strongly with any FER-induced electrostatic potential disruptions than the slower carriers with a larger effective mass in Si, which leads to a larger variability of the In 0.53 Ga 0.47 As transistor.
The I ON variability [ Fig. 5 (bottom) ] is between 1.1 and 1.5 times larger for the In 0.53 Ga 0.47 As FinFET than for the Si device. Note that for both the devices the variability is larger for a smaller correlation length of 10 nm, which is opposite to the behavior observed in the subthreshold region. In the ON-region, where the conductivity is large, the device shape variations create effective paths for electrons to pass through the channel more easily. This behavior will happen less frequently for a smaller correlation length, since there will be a higher probability of having an uncorrelated variation (both the sides of the device will deform toward opposite directions) followed by a correlated one (both the sides will deform toward the same direction). For the Si FinFET, when the correlation length is 10 nm, σ I ON ranges from 58 (when RMS = 0.6 nm) to 105 μA/μm (when RMS = 1.0 nm). For the same correlation length, the ON-current variability In 0.53 Ga 0.47 As FinFET is ranging from 69 to 151 μA/μm when the RMS increases from 0.6 to 1.0 nm. (CC larger than −0.9). In general, the overall narrowing of the channel of the devices due to FER leads to a higher V T at both the low and high drain biases and a better immunity against the short-channel effects. We define the threshold voltage shift (V T -shift ) as the difference between the mean value of statistical sample, V T , and the threshold voltage for nominal device (see Table II ). Thus, the FER-induced V T -shift at both the low and high drain biases are around 10 mV for the In 0.53 Ga 0.47 As FinFET and increase to around 45 mV for the Si device. The larger DIBL variability observed in the Si FinFET indicates a larger penetration of the electric field into the channel region and, therefore, a larger loss of gate control at a high drain bias than in the In 0.53 Ga 0.47 As device. A major transport process affecting the drain current in the subthreshold region is the S/D tunneling, which influences the SS. The S/D tunneling is much larger in the In 0.53 Ga 0.47 As device than in the Si counterpart, mostly due to a smaller average effective transport mass, leading to the observed larger variability. However, the variability in the DIBL is smaller for the In 0.53 Ga 0.47 As device than that for the Si one because, for this figure of merit, the strength of the quantum carrier confinement becomes the major factor while the impact of the S/D tunneling decreases at the threshold. The carriers are more weakly confined in the Si device leading to a worse electrostatic integrity and, thus, to a larger variability.
C. MGW Impact on FinFET Variability
In the subthreshold region, the MGWV is the dominant source of V T and log 10 (I OFF ) fluctuations in both the Si and III-V FinFETs when compared with the FER. The FER variability (for a RMS = 1 nm) is only comparable with MGWV when the number of grains present in the gate is very large (GS = 3 nm). The impact of the MGW and the FER (when CL = 20 nm) on the DIBL variability of both the devices is similar. However, the FER becomes the largest source of variability affecting the SS of Si FinFETs while, conversely, the MGW is the dominant source influencing the SS of In 0.53 Ga 0.47 As FinFETs. both low (CC = −0.88) and high drain biases (CC = −0.92). However, for the Si FinFET, the DIBL is practically uncorrelated with V T at both low (CC is −0.09) and high drain biases (CC = −0.42). The different behavior observed in the DIBL for both the devices can be explained through an analysis of the relation between the threshold voltages at the low and high drain biases. Fig. 8 shows the scatter plots of V T lin versus V T sat for the Si (left) and In 0.53 Ga 0.47 As (right) FinFETs. The device with a uniform gate has been added for comparative purposes (red line). For the In 0.53 Ga 0.47 As FinFET, the threshold voltage at low and high drain biases is very strongly correlated (CC = 0.99). On the other hand, for the Si FinFET, the correlation between V T lin and V T sat is weaker (CC = 0.94). The larger the CC value, the less sensitive the variability is to a change in the drain bias. As shown in Fig. 7 , the MGW-induced V T variability is independent of V D for the In 0.53 Ga 0.47 As FinFET, whereas, for the Si device, it slightly increases with the applied drain bias. Fig. 9 shows a comparison of the ON-current variability due to MGW for the In 0.53 Ga 0.47 As and Si FinFETs as a function of the GS. As expected, the standard deviation of the I ON decreases with a reduction in the GS. For the Si FinFET, σ I ON ranges from 59 μA/μm when GS = 5 nm to 107 μA/μm when GS = 10 nm. For the In 0.53 Ga 0.47 As FinFET, the ON-current variability is around 2.2 times larger than that observed for the Si device, with σ I ON ranging from 132 to 237 μA/μm when GS increases from 5 to 10 nm. This very large ON-current variability is related to a lower average electron effective transport mass and, thus, a higher mobility of III-V materials resulting in a faster carrier transport. The MGWV is recognized as a major source of variability in multigate transistors with high-k/metal gate stacks [24] , [29] due to much stronger disruptions of electrostatic potential in the channel region controlled by the gate (as compared with the FER or random dopants). The disruptions of electrostatic potential in the In 0.53 Ga 0.47 As channel will affect much more its faster nonequilibrium transport, thus resulting in a larger difference between the MGWV of the In 0.53 Ga 0.47 As and Si devices than that observed for the FER variability. For the Si FinFET, the impact of the FER and MGW variabilities on the ON-current is similar. However, for the In 0.53 Ga 0.47 As FinFET, the MGW and FER-induced ON-current standard deviations are only similar when GS = 5 nm and RMS = 1 nm. Any other combination of parameters will lead to a larger MGWV than the variability observed due to the FER.
IV. CONCLUSION
A 3-D quantum-corrected FE DD and MC simulation study of two sources of statistical variability induced by the FER and the metal gate work function (MGW) is performed for In 0.53 Ga 0.47 As FinFET with a gate length of 10.4 nm and Si FinFET with a gate length of 10.7 nm. We have analyzed the influence of these two sources of variability on five figures of merit: 1) V T ; 2) SS; 3) I OFF ; 4) DIBL; and 5) I ON . This study is done at both the low (0.05 V) and high drain biases (0.6 V for the In 0.53 Ga 0.47 As FinFET and 0.7 V for the Si device). In the sub-threshold region, the main conclusions can be summarized as follows.
1) The V T and log 10 (I OFF ) MGWV is very similar for the InGaAs and Si FinFETs when the GS is small, and slightly smaller for the InGaAs FinFET when the GS is large. 2) The InGaAs FinFET is less resilient to the SS MGWV than the Si device but there is a smaller variability in the DIBL for the InGaAs device than that for the Si counterpart because of a stronger quantum electron confinement in the III-V channel. 3) In the presence of FER, the V T , log 10 (I OFF ), SS, and DIBL variations in the InGaAs FinFET are generally smaller at both the low and high drain biases than the ones observed in the Si FinFET. 4) The MGWV is the dominant source of V T and log 10 (I OFF ) fluctuations in both the Si and III-V FinFETs when compared with the FER. In the ON-region, the main conclusions can be summarized as follows.
1) The ON-current variability due to FER is between 1.1 and 1.5 times larger for the InGaAs FinFET than for the Si device.
2) The ON-current variability due to MGW is ∼2.2 times larger for the InGaAs FinFET than for the Si device. 3) For the Si FinFET, the impact of the FER and MGW variabilities on the ON-current is similar. 4) For the InGaAs FinFET, the ON-current MGWV is generally larger than that observed due to the FER.
